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Issues with Low-Input-Voltage Boost Converter Design 
J. W. Kirnball', T. L. Flowers', P. L. Chapman' 
'University of Illinois at Urbana-Champaign, Urbana, I L  USA 
'Northrop Gmmman Space Technology, Redondo Beach, CA USA 
Abstract- This paper addresses boost converter circuits that are 
built for very low input voltages, i.e. less than 1 V. Such circuits 
can be useful for single-cell solar and fuel cell power supplies. 
Important issues are physical size, high conversion ratio, 
efliciency, and startup. Several experimental studies show the 
impact of these issues. A startup technique is proposed that 
works for arbitrarily low input voltages. 
1. INTRODUCTION 
Power converters driven from low input voltage (< 1 V) 
would be of practical use for some applications, including 
micro fuel cell powered portable electronics. For reducing 
packing, fuel flow, and wiring overhead, single-cell versions 
of fuel or solar cells may be an optimal choice from the fuel 
cell design perspective, but has significant impact on power 
management. This work, which addresses various issues with 
low-input-voltage design, was motivated primarily by single- 
fuel-cell power supplies for portable electronics. 
Virtually all of the low-power, portable electronics 
market requires power conversion from batteries. Primary 
alkaline cells are nominally 1.5 V, lithium-ion rechargeable 
cells are 3.6 V to 4.0 V, lead-acid cells are about 1.2 V, while 
NiMH is about 1.8 V. Thus, all low power (< few watts) dc- 
dc converters we could find available commercially (e.g. [ I -  
41) do not work with input significantly below I V. 
A recent push for fuel cell power supplies may change 
this paradigm dramatically. Single fuel cells fundamental 
have voltages that vary from about 0.5 V (full load) to 1 .O V 
(no load), under the best conditions ~ as fuel is spent or air 
flow is blocked, the voltage can be lower. While fuel cells 
can be stacked, it comes with packaging and other 
complications. Therefore, a need may exist for low-power 
dc-dc converters that operate with as little as 0.4 V, or less. 
Even with a two-cell stack, the full load voltage can be as low 
as0.8VtoI.OV. 
Low-input-voltage power converters, somewhat 
surprisingly, have not been widely addressed. In [ 5 ] ,  a 0.3 V 
thermoelectric generator was used for power scavenging. A 
complete system was shown that was essentially a 
synchronous boost with a resonant tank startup circuit. In [6 ] ,  
the authors investigate a few different circuit topologies for 
power coming from a single solar cell. The startup problem 
was not handled in a practical method, but the authors did 
demonstrate reasonable efficiency from a 0.5 V supply. 
Several issues encountered with their (high-power) system 
were discussed in some detail. This paper concentrates on 
low-power, low-input-voltage conversion wherein space and 
cost are very importani (such as in portable electronics). In 
conference article [7], a new inductor design is presented in 
the context of a single-cell solar converter (0.4 V). The paper 
focuses on the induc:tor design, with telling details of 
converter and startup design absent. In a corresponding 
journal paper [8], the power converter material was not 
included. 
In the following, we investigate efficiency and startup 
problems with some example converter specifications. The 
target application is a hel-cell powered mobile phone. This 
work differs from previous work in that efficiency is more 
carefully analyzed and in application (low power fuel cells). 
A simple startup technique is suggested that is suitable for 
low input voltage. Several experiments illustrate the points. 
11. LOW-VOLTAGE BCOST CONVERTER EFFICIENCY 
Efficiency of the basic power converter circuits such as 
buck, boost, etc. have been well established for some time. 
Here, we present some calculations specific to the application 
of low input voltage. 
Given that the power level is low (C 3 W), the voltage is 
low (< 3.3 V) and efficiency demands are high, only 
synchronous rectification will be considered. Most 
commercial chip-based battery converter designs employ 
synchronous rectification. The majority of the loss with be in 
the inductor and power switches. The inductor losses can be 
separated into ohmic and core losses. In this application, the 
ohmic losses will dominate as is shown below. The losses in 
the switches will also he dominated by ohmic losses (though 
switching losses play some part) in this application. 
The impedance levels (< 20 m a )  will be very low for the 
given power level. In that range, there is a narrow selection 
of parts, leading to discrete choices in design. Interconnects 
and board traces become significant loss factors. For 
achieving low cost and size, there is fundamentally only so 
low the impedance can be. Thus, a good first-cut to 
efficiency analysis is to include only ohmic losses. Later, we 
budget a certain power loss to ohmic losses and leave the 
remainder to switching and core losses. 
The dc resistance of the inductor is r,,, the trace 
resistance is 5 ,  and the on-resistance of either MOSFET 
is rrw . In continuous mode, the converter input current, i,. , is 
conducted through the inductor and through one of the 
switches. Considering dc quantities (designated by 
corresponding capital letters), 
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L P Making appropriate substitutions into (I), we can solve + the quadratic equation 
I I I . , .. 
L I I The appropriate was chosen based on practical converter 
considerations. When solving ( 5 )  yields a complex number, 
it indicates that it is not possible to achieve the given output 
power for a low input voltage. Either the output power must 
be upper-bounded, or the input voltage lower-bounded for 
Fig. 1: Synchronous boost converter with signal definitions. 
given component values. 
( I )  The efficiency is straightforward from ( I )  and ( 5 ) .  I$,/," = Po", + KI,. + RI: + rclf + Pd 
(6 )  
resistance of the capacitor, and IC is the rms capacitor For given E,,, , as Yn is lowered 1,. must increase. Equation 
C"! r ]  = loo- 
U," 
where v, is the input voltage, tu, is the output power, and R 
is the sum of rL , r, , and rm and any other, presumably much 
smaller, series resistance. The resistance rc is the equivalent 
current. The factor K (volts) accounts for the switching loss. (6 )  shows that the efficiency will reduce quadratically as 
This constant factor is determined based on a given output input voltage is reduced linearly. - 
voltage, V, , and frequency, I,, that are fixed. K can be 
altered bv various factors in desien. but can be budeeted such 
111. EFFICIENCY AND VOLTAGE COLLAPSE EXAMPLES 
that we can trade off switching iosses with o G c  losses. example of these issues, a target 
That is, the lower the on-resistance of the MOSFET, the design was considered, ne maximum power output is 3 w 
slower the turn-on time (and thus the higher the switching at 3.3 V, similar to many po&,ble applications, ne input 
loss). The constant pd represents the control Power voltage varies from 1.0 V to 0.4 V, much like a single fuel 
(typically < few mW). cell. A synchronous boost converter was constructed to meet 
The capacitor conducts two levels of current, either -Imr these requirements 
To show a 
01 I,n -Iou,, approximately, By consmining the average By ( 5 )  under these specifications, we find 
voltage collapse occurs if there is any significant magnitude 
capacitor c m n t  to be we can determine the squared to R at all. Therefore, the lowest resistance components were 
soueht. For the MOSFETs. 4 mi2 devices were used. These rms capacitor current as 
~i ~~ ~ -~~~ ~ ~ ~~~ 
devices have high gate capacitance and slow switching. Only 
A lower switching frequency 
would yield much lower switching losses, but a larger 
inductor would need to withstand the current ripple. Even so, 
or +,fftimes we settled for a commercially available IO pH inductor that 
of the MOSFETs. From [9], the switching energy loss of one has IO mQ dc resistance. The output capacitor has equivalent 
series resistance of 13 mn. In the final board layout, 
approximately 4 mC2 of trace resistance resulted. 
V"J~,f,W Based on these figures, K =0.022 V ,  which is 
(3) significantly lower than the minimum input voltage, 0.4 V. 
From (5) ,  we see that K and yn both impact the If" term, 
where vOfl is the off-state voltage, 1,. is the on-state current, meaning that the high value of K will have a high impact on 
efficiency. Though rc is high relative to the other and tm,,eh is the sum of on and off switching transition times. 
resistances, therms capacitor current is not particularly high, 
In Fig. 2, a plot of efficiency versus output power for loss and accounting for both switches, 
four different input voltages is given. The decreasing 
K - fvou,*w,rch (4) efficiency with power output is apparent as well as the 
voltage collapse occurring at the 0.4 V input. This occurs 
1: = lo", (4" - L", ) (2) 200 kHz was achievable. 
where I.", = C,,, 1 v, ' 
The K factor can be estimated from 
switch is 
6 wx+ttch = 
switching to convert to power and only milliwat& are lost i,, the capacitor at full load, 
3 
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Fig. 2 :  Predicted efficiency versus power output for various input 
voltages. 
despite using the lowest resistance MOSFETs available. 
Some improvement can be obtained by reducing trace 
resistance further, yet there will always be some. Using an 
inductor with a lower series resistance would help 
significantly for efficiency. However, the inductor is 
physically large as it i s  even at 200 kHz for the large 
MOSFETs. 
In Fig. 3, a photograph of the test circuit is shown. 
Given that this is only intended to be a 1 W converter (at least 
at the 0.4 V input level), the size is very large. The large 
inductor is a consequence of requiring such low resistance 
combined with high inductance (since f is only 200 kHz). 
Several connectors are included on the board for test points, 
which would not be present in a final version. 
Fig. 4 shows the efficiency as measured versus power 
output. Compared to Fig. 3, the trends are the same though 
the overall efficiency is lower. From experimenting with the 
model, the difference is due to underestimating switching 
losses by a factor of two to three. We also considered core 
losses, which were not included in the model. However, the 
effect was very small since the observed core loss was only a 
few milliwatts. Gating loss (the charging and discharging of 
the gate capacitance for the MOSFETs) was approximately 
50 mW, and not shown in the model. However, it can simply 
be added to P,, . Gating loss has the most effect on light load 
efficiency. The voltage collapse effect is very evident in the 
0.4 V trace, as expected. 
In Fig. 5, the efficiency versus input voltage is plotted 
for a constant I W power output. The collapse at low voltage 
is evident. The efficiency is low for all cases, despite the 
very low resistance MOSFETs and inductor used. For the 
fuel cell application, the voltage decreases with increasing 
load. Therefore, the fuel cell would need to be oversized in 
order to operate at high voltage, or suffer from very low cell 
and power converter efficiency. The best operating point will 
require careful optimization. 
Fig. 3: Photograph of 3 W (nominal) low-input-voltage Converter. 
i 
Y 
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Fig. 4 Measured efficiency vs. power output 
IV. STARTUP FROM Low VOLTAGE 
Commercial circuits currently available do not start from 
less than 0.9 V. Soma new logic devices will run from as 
little as 0.8 V, with thresholds down to 0.65 V on lateral 
MOS gates. Power FET gates still require more voltage, so 
starting the circuit from less than 1 V is nontrivial. The low- 
input-voltage commercial chips are strongly tied to battery 
management, and aren't likely to be reduced for the time 
being. Discrete circuits typically require much more voltage 
to start (1.8 V, for example). Therefore, a technique for 
starting low voltage pouer circuits required. 
In [ 5 ] ,  a circuit was proposed that uses a UJT and a 
resonant transformer circuit to step up a low voltage. The 
circuit works by first c:onnecting the source, which conducts 
through the normally-on UJT and transformer primary, and 
2154 
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Fig. 6: Start-up circuit technique. 
Fig. 5 :  Measured efficiency at I W versus input voltage. is the resistance that ideally produces the required output 
voltage that can be used to  temporarily power the regulator 
allowing the initial transient to resonate in secondary circuit, in (8 )  is only a starting point for design. A 
transformer windings and capacitors. A capacitor achieves ,,,himum value of v,,, to trigger the control circuit should 
enough voltage to switch off the UJT, and in doing so, starts 
another transient that builds up enough voltage to run a be considered. Generally, r,mn will he a small resistance, but 
regulator circuit. While a very appropriate idea~for a higher still significantly larger than rL. 
power converter in an application where space is not In Fig. 7, the start-up output voltage of a test circuit is 
problematic, the circuit is complicated and space-consuming shown, based on the new technique. Initially, the capacitor 
for portable electronics applications. charges to V,, (about 0.7 V in this case). Then, the switch is 
depressed and released. The output voltage ramps up and 
During the Fig. 6. Therein, a mechanical switch is placed in series with briefly overshoots the desired set point, 
switch is not an extra component - it is intended to be the relatively high regulator current (about 8 mA) was required, 
same switch that would ordinarily be present for the user to so a quick discharge begins to occur. Then, the regulator 
turn on the device. When depressed, the inductor charges begins to control the voltage. A second peak in voltage 
quickly. The switch is occurs as the controller responds. In the steady-state, the 
ooened and the inductor current must divert through the diode desired 4.0 V output is maintained. 
A simple way to start a low voltage circuit is shown in 
a resistance rsm the lower This overshoot, the regulator circuit starts, In this case, a 
The current is limited by r,,o,,. 
- 
and onto the capacitor. If r,,,,, is selected appropriately, 
enough charge will store on the capacitor to supply the 
reeulator circuit lone enoueh for it to self-sustain. 
Design of the startup circuit is sensitive to 
resistance. Resistance of the switch and interconnects must 
be considered when choosing r,,an . Furthermore, multi-pole - -  - -  ne inductor L and capacitor c are chosen according to switches may be considered for switching in the load or 
other factors in Dower converter desien. such as allowable turning off the SUPPlY or both. 
voltage ripple and core loss. As such, this leaves only r,,an as 
a design parameter. The energy stored in the inductor after 
the switch is depressed for sufficient time (four or five time 
constants or more) is 
The circuit should Work in Other Power converter 
circuits, including buck-boost, forward, half-bridge, and other 
converters. The essential point is that a switch and resistor be 
placed in parallel with the appropriate transistor. 
V. CONCLUSIONS 
(7) Several facets of low-input-voltage boost converter 
design were shown. The main point is that for low voltage 
souries, such as single fuel -or solar cells, the circuit 
onto the capacitor. If all the energy transfers (neglecting The design is very delicate with respect to layout and 
loss), then inductor choice. The switching frequency will be low for the 
when released, this energy will move h o u g h  *e diode and impedances have to be very low to achieve high efficiency. 
Y" 
c V"," 
r,,m = -- 
power level since the MOSFETS will be physically large. 
However, switching power losses will likely be low. A low- 
(') voltage start-up technique was suggested that may be helpful 
2155 
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if a mechanical switch is to be used to turn on the circuit. 
Overall, the power density is low and the cost is high when 
using boost converters for single-cell input applications. 
Whether this is a problem depends on the relative cost 
(packaging and wiring overhead) of going to multi-cell 
systems. 
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